. This paper discusses the issues involved and reviews some existing developments. We present our own progress in developing a noise adaptive symbol synchroniser.
INTRODUCTION
In a s o h a r e radio receiver the analog-to-digital converter (ADC) is placed as close to the aerial as possible, Figure 1 [Tut99] . In a pure software radio it would connect directly to the aerial. However despite recent improvements, the restrictive sampling rate of the ADC make this impossible and so a generic radio frequency front-end is placed between the aerial and converters. The front-end bandpass filters the signal of interest ffom the received signal and downconverts it to an intermediate frequency the ADC is capabk of sampling. Finally, a signat-processing unit performs the remaining radio fhctions on the digitized signal.
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Figure 1 : A software radio receiver Previous work in software radio has concentrated on using reconfigurable hardware such as a FPGA or DSP chip as the processing unit. However there are alternative hardware possibilities and the Network and Telecomunications Research Group (NTRG) approach focuses on the use of high-level languages running on a General Purpose Processor (GPP) such as a Pentium IV. The use a GPP has enormous potential since it maximises the adaptability and reconfigurability of the system Wac0 11.
It is important to note that recent developments have further complicated the divide between ASIC, FPGA, DSP and GPP. Hybrid products from companies such as Chameleon Systems Inc. and MorphICs Technology have blurred the distinction between the various platforms.
Software radio has both commercial and military applications. Commercially, software radio promises a range of improvements such as increased spectrum efficiency through spectrum rental, faster development times for telecommunications equipment, Over The Air Reconfiguration (OTAR) for roaming users and sophisticated DSP techniques such as adaptive antennas. Software radio offers the military all these benefits plus the holy grail of interoperability between military branches without susceptibility to jamming [Mel02] .
Military users have not been oblivious to the potential of software radio. Indeed one of the original software radio projects was SPEAKeasy [Lac95] . This project developed a single portable radio capable of emulating over 10 existing military radios operating anywhere from 2MHz to 2GHz.
0-7803-8847-X/04/$20.00 02004 I EE E Traditional communications algorithms have been devetoped with a view to implementation with analog hardware or on an ASIC, FPGA or possibly DSP chip. AIgorithms have been tuned for opthum performance on these platforms. The characteristics of the resources available in a GPP innately differ to those of analog hardware, ASICs, DSP chips or FPGAs.
Section two discusses the salient characteristics of the GPP when used in signal processing applications and demonstrates the need for algorithm development. Section three reviews work undertaken by other researchers and section four presents our own developments. Less obviously, in a GPP segments of the received waveform can be easily stored in memory. This is in contrast to a purely hardware implementation where samples must be dealt with as they arrive fiom the ADC. Even in a DSP or FPGA implementation there are only small amounts of RAM available limiting the amount of the signal that may be stored in memory. In GPP implementations there is little penalty for algorithms that make multiple passes over the received signal or which do not process the received samples in the same order they were received.
GENERAL PURPOSE PROCESSOR FEATURES
Lower Cost of Copying Data. Relative to a FPGA / ASIC there is little penalty for making multiple copies of a piece of data. Consider the statement A = B = C. The contents of register C must be copied to registers B and A. In a FPGA I ASIC each register will be represented by an array of flipflops. Each of the flipflops of register C must 1 ' be connected to the corresponding register of both B and A. Physically, this means there are a large number of connections going to the register C. It is possible that the interconnect resources of the FPGA will not be capable of dealing with this and that the design will fail the Place & Route stage.
AbiliQ to Dynamical[v Choose Algorithm ut Runtime. One positive feature of a GPP is the ability to install a number of algorithms and to dynamically select which algorithm is actually used at runtime. It is also possible to modify or even halt execution midway through processing.
Sequential operation. GPPs execute programs in a purely sequential fashion. Therefore algorithms designed for FPGA / ASICs that have been used in the past because of their paralellizable nature are of no benefit in GPP implementations.
These 'points illustrate that the resources availabIe when implementing radio functions on a GPP innately differ to those of other platforms. The advent of software radio on a GPP platform requires the development of new classes of communication algorithms. These will exploit the strengths and diminish the weaknesses of GPP platforms.
ALGORITHMIC ADVANCES
This section discusses existing work in this field but before doing so it is worth considering how a 'good' signalprocessing a l g o r i h running on a GPP should behave. It should have a fast execution time, be capable of adapting to its environment and if it faiIs it should fail gracefdly.
Fast executiun time. Algorithms should be a minimat burden on scarce computing resources.
Adapt to environment. They should respond to changes in the environment such as signal-tonoise ratio (SNR) and processor architecture. In high SNR environments algorithms should throttIe back the amount of CPU time they are using. Other applications running such as web browsers etc may use the saved cycles. Alternatively the saved cycles may be used to reduce the power consumption by lowering the clock frequency. An algorithm should adapt itself to hlly exploit the features of the current PC workstation it is nmning on. PC workstations vary in processor architecture and cache size and layout.
Fail Gi-acefihjt Where algorithms cannot complete processing due to real time constraints they should at least degrade gracefilly. For exampIe when demodulating a bit of data the algorithm could perform at least some processing and make an estimate at the state of the bit. This process to develop algorithms that behave as desired but with the constraints of the GPP as described in the previous section has already started. Some of the key developments are discussed here, Bose describes the implementation of an alternative matched filter algorithm that uses early termination to improve average execution time, Traditional implementations of a matched filter must process all the input samples before terminating. The alternative matched filter algorithm described by Bose processes the input samples in such a manner that in most cases the algorithm can terminate early. In some cases the algorithm can have an extremely long execution time but the average is reduced TraditionalIy, channel separation is performed in the order: mixing, filtering and decimation. The output sample rate is much smaller than the input sample rate. Welborn argues for a novel channel separation scheme where channel separation is performed in the order: filtering, decimation and mixing. The mixing stage has been moved to after the decimation stage and will be performed at the lower and less computationally demanding output sample rate [We199c] .
HYBRID SYMBOL SYNCHRONIZATION

ALGOFUTHM
Our work on algorithmic advances aims to develop a symbol timing synchronization algorithm tailored for a GPP. Symbol timing synchronization is the process of determining the start and end of each received symbol. Symbol synchronization in sampled data receivers is a twostage process requiring a timing error estimator and an interpolator to correct the received data. Timing synchronization must be performed accurately to ensure the detector stage works correctly [Men97].
Rice presents symbol synchronization techniques suitable €or any sampled data receiver [Ric02a][Ric02bj. These techniques, such as the maximum-likelihood or early-late gate methods used in conjunction with a polyphase filter bank to perform interpolation, are suitable for DSP chips. However, none of these existing solutions exploit the GPP's ability to dynamicaIly select at runtime which algorithm is used.
Our novel algorithm is a hybrid utilizing two standard synchronization algorithms. The first, 'light', algorithm is very fast but the quality of its output is low and can lead to a high Bit Error Rate (BER). The second, 'heavy', algorithm has a relatively long execution time but a very low BER.
The 'light' aigorithm consists of an early-late gate symbol synchronizer in conjunction with a polyphase filterbank that has a relatively small number of taps. The 'heavy' algorithm consists of a maximum-likelihood timing estimator in conjunction with a polyphase filterbank that has large number of taps.
Our hybrid algorithm performs synchronization on a received block of data using the 'light' algorithm and develops a confidence in its output. If this confidence is high then the algorithm is finished. If the confidence is low, then synchronization is performed again using the second 'heavy' algorithm as shown in Most blocks of data will only require the first 'light' algorithm. Some will require the use of both the 'light' and.
'heavy' algorithm leading to a long computational time for these blocks. The overall effect is a shortened average execution time at little cost in quality of the output. The algorithm is noise adaptive; at high SNR the hybrid algorithm will rarely require the 'heavy' algorithm and will have shorter execution time than at lower SNR.
A key problem is to find a fast way of determining the confidence in the output of the 'light' algorithm. The principle of using a 'light' and 'heavy' algorithm in a hybrid mix is discussed in [WelOO] .
CONCLUSIONS
The use of the GPP for signal processing in a communications platform is a major technica1 challenge. However, its use allows the creation of radios reaching levels of adaptability and reconfigurability unattainable though the use of other platforms.
This paper has discussed some of the salient features of the GPP relevant to software radio. The characteristics of the resources available for GPP impIementations innately differ to those of existing implementations. We argue the advent of the software radio on a GPP solicits the development of new digital signal processing algorithms. These will exploit the strengths and diminish the weaknesses of GPP platforms. It is not enough to implement software versions of existing hardware or DSP chip algorithmsfiesh thinking is required. This development process has started but further work required to extend this to other physical layer functions in a transceiver.
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